



TLV62568, TLV62568P

SLVSD89-NOVEMBER 2016

TLV62568 1-A High Efficiency Synchronous Buck Converter in SOT Package

Technical

Documents

Sample &

Buy

1 Features

- Up to 95% Efficiency
- Low $R_{DS(ON)}$ Switches 150 m Ω / 100 m Ω
- 2.5-V to 5.5-V Input Voltage Range
- Adjustable Output Voltage from 0.6 V to V_{IN}
- Power Save Mode for Light Load Efficiency
- 100% Duty Cycle for Lowest Dropout
- 35-µA Operating Quiescent Current
- 1.5-MHz Switching Frequency
- Power Good Output
- Over Current Protection
- Internal Soft Startup
- Thermal Shutdown Protection
- Available in SOT Package
- Pin-to-Pin Compatible with TLV62569

2 Applications

- General Purpose POL Supply
- Network Video Camera
- Set Top Box
- Wireless Router

3 Description

Tools &

Software

The TLV62568 device is a synchronous step-down buck DC-DC converter optimized for high efficiency and compact solution size. The device integrates switches capable of delivering an output current up to 1 A.

Support &

Community

....


At medium to heavy loads, the device operates in pulse width modulation (PWM) mode with 1.5-MHz switching frequency. At light load, the device automatically enters Power Save Mode (PSM) to maintain high efficiency over the entire load current range. In shutdown, the current consumption is reduced to less than 2 μ A.

The TLV62568 provides an adjustable output voltage via an external resistor divider. An internal soft start circuit limits the inrush current during startup. Other features like over current protection, thermal shutdown protection and power good are built-in. The device is available in a SOT23 and SOT563 package.


Device Information ⁽¹⁾							
PART NUMBER	BODY SIZE (NOM)						
TLV62568	SOT-23 (5)	2.00 mm 2.80 mm					
TLV62568P	SOT-23 (6)	2.90 mm × 2.80 mm					
TLV62568	SOT563 (6)	1.60 mm v 1.60 mm					
TLV62568P	SOT563 (6)	1.60 mm x 1.60 mm					

 For all available packages, see Mechanical, Packaging, and Orderable Information at the end of the datasheet.

Efficiency at 5-V Input Voltage



Simplified Schematic



TEXAS INSTRUMENTS

www.ti.com

Table of Contents

1	Feat	tures 1						
2	Applications 1							
3	Des	cription1						
4	Rev	ision History 2						
5		ice Options						
6	Pin	Configuration and Functions						
7	Spe	cifications						
	- 7.1	Absolute Maximum Ratings 4						
	7.2	ESD Ratings 4						
	7.3	Recommended Operating Conditions 4						
	7.4	Thermal Information 4						
	7.5	Electrical Characteristics5						
	7.6	Typical Characteristics 6						
8	Deta	ailed Description7						
	8.1	Overview7						
	8.2	Functional Block Diagram 7						
	8.3	Feature Description7						
	8.4	Device Functional Modes 8						

9	Appl	ication and Implementation	. 9
	9.1	Application Information	9
	9.2	Typical Application	. 9
10	Pow	er Supply Recommendations	13
11	Layo	out	13
	11.1	Layout Guidelines	13
	11.2	Layout Example	14
	11.3	Thermal Considerations	14
12	Devi	ice and Documentation Support	15
	12.1	Device Support	15
	12.2	Documentation Support	15
	12.3	Receiving Notification of Documentation Updates	15
	12.4	Community Resources	15
	12.5	Trademarks	15
	12.6	Electrostatic Discharge Caution	15
	12.7	Glossary	15
13	Мес	hanical, Packaging, and Orderable	
	Infor	mation	16


4 Revision History

DATE	REVISION	NOTES
November 2016	*	Initial release.

PART NUMBER ⁽¹⁾	FUNCTION	PACKAGE MARKING	PACKAGE
TLV62568DBV	-	14VF	SOT23-5
TLV62568PDDC ⁽²⁾	Power Good		SOT23-6
TLV62568DRL ⁽²⁾	-		SOT563-6
TLV62568PDRL ⁽²⁾	Power Good		SOT563-6

For detailed ordering information, please check Mechanical, Packaging, and Orderable Information at the end of this datasheet.
 Product preview

6 Pin Configuration and Functions



Pin Functions

	PIN NUMBER				DESCRIPTION
NAME	SOT23-5	SOT23-6	SOT563-6	I/O/PWR	DESCRIPTION
EN	1	1	5	I	Device enable logic input. Logic high enables the device, logic low disables the device and turns it into shutdown. Do not leave floating.
GND	2	2	2	PWR	Ground pin.
SW	3	3	4	PWR	Switch pin connected to the internal FET switches and inductor terminal. Connect the inductor of the output filter to this pin.
VIN	4	4	3	PWR	Power supply voltage input.
PG	-	5	6	0	Power good open drain output pin for TLV62568P. The pull-up resistor should not be connected to any voltage higher than 5.5V. If it's not used, leave the pin floating.
FB	5	6	1	I	Feedback pin for the internal control loop. Connect this pin to an external feedback divider.
NC	-	-	6	0	No connection pin for TLV62568DRL. The pin can be connected to the output. Or leave it floating.



7 Specifications

7.1 Absolute Maximum Ratings

Over operating temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	VIN, EN, PG	-0.3	6	V
Voltage ⁽²⁾	SW (DC)	-0.3	V _{IN} +0.3	V
vollage -/	SW (AC, less than 10 ns) ⁽³⁾	-3.0	9	V
	FB	-0.3	5.5	V
Operating ju	inction temperature, T _J	-40	150	°C
Storage terr	perature, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and the device is not switching. Functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

(3) Normal switching operation

7.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions⁽¹⁾

		MIN	TYP	MAX	UNIT
V _{IN}	Input voltage	2.5		5.5	V
V _{OUT}	Output voltage	0.6		V _{IN}	V
I _{OUT}	Output current			1	А
TJ	Operating junction temperature	-40		125	°C
I _{SINK_PG}	Sink current at PG pin			1	mA

(1) Refer to the Application and Implementation section for further information.

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	TLV62568	LINUT
		DBV (5 Pins)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	191.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	141.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	44.5	°C/W
ΨJT	Junction-to-top characterization parameter	34.5	°C/W
Ψјв	Junction-to-board characterization parameter	43.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

4

7.5 Electrical Characteristics

 $V_{IN} = 5.0 \text{ V}, \text{ T}_{J} = 25^{\circ}\text{C}, \text{ unless otherwise noted}$


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
l _Q	Quiescent current into VIN pin	Not switching		35		uA
I _{SD}	Shutdown current into VIN pin	EN = 0 V		0.1	2	μA
	Under voltage lock out	V _{IN} falling		2.3	2.45	V
V _{UVLO}	Under voltage lock out hysteresis			100		mV
-	Thermal shutdown threshold	Junction temperature rising		150		•
T_{JSD}	Thermal shutdown threshold	Junction temperature falling		130		°C
LOGIC I	TERFACE					
V _{IH}	High-level input voltage at EN pin	$2.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}$	1.2	0.95		V
V _{IL}	Low-level input voltage at EN pin	$2.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}$		0.85	0.4	V
t _{SS}	Soft startup time			700		μs
.,	Power good threshold, TLV62568P	V_{FB} rising, referenced to V_{FB} nominal		95%		
V _{PG}		V_{FB} falling, referenced to V_{FB} nominal		90%		
V _{PG,OL}	Power good low-level output voltage	I _{SINK} = 1 mA			0.4	V
I _{PG,LKG}	Input leakage current into PG pin	V _{PG} = 5.0 V		0.01		μA
t _{PG,DLY}	Power good delay time	V _{FB} falling		40		μs
OUTPUT			·			
V_{FB}	Feedback regulation voltage		0.588	0.6	0.612	V
P	High-side FET on resistance			150		
R _{DS(on)}	Low-side FET on resistance			100		mΩ
I _{LIM}	High-side FET current limit		1.5			А
f _{SW}	Switching frequency	V _{OUT} = 1.8 V		1.5		MHz



TLV62568, TLV62568P SLVSD89-NOVEMBER 2016

www.ti.com

7.6 Typical Characteristics





8 Detailed Description

8.1 Overview

The TLV62568 is a high-efficiency synchronous step-down converter. The device operates with an adaptive offtime with peak current control scheme. The device operates at typically 1.5-MHz frequency pulse width modulation (PWM) at moderate to heavy load currents. Based on the V_{IN}/V_{OUT} ratio, a simple circuit sets the required off time for the low-side MOSFET. It makes the switching frequency relatively constant regardless of the variation of input voltage, output voltage, and load current.

8.2 Functional Block Diagram




Figure 4. TLV62568 Functional Block Diagram

8.3 Feature Description

8.3.1 Power Save Mode

The device automatically enters Power Save Mode to improve efficiency at light load when the inductor current becomes discontinuous. In Power Save Mode, the converter reduces switching frequency and minimizes current consumption. In Power Save Mode, the output voltage rises slightly above the nominal output voltage. This effect is minimized by increasing the output capacitor.

8.3.2 100% Duty Cycle Low Dropout Operation

The device offers a low input-to-output voltage differential by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on and the low-side MOSFET is switched off. The minimum input voltage to maintain output regulation, depending on the load current and output voltage, is calculated as:

 $V_{\rm IN(MIN)} = V_{\rm OUT} + I_{\rm OUT} \times (R_{\rm DS(ON)} + R_{\rm L})$

where

- R_{DS(ON)} = High side FET on-resistance
- R_L = Inductor ohmic resistance (DCR)

8.3.3 Soft Startup

After enabling the device, internal soft startup circuitry ramps up the output voltage which reaches nominal output voltage during a startup time. This avoids excessive inrush current and creates a smooth output voltage rise slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance.

(1)



Feature Description (continued)

The TLV62568 is able to start into a pre-biased output capacitor. The converter starts with the applied bias voltage and ramps the output voltage to its nominal value.

8.3.4 Switch Current Limit

The switch current limit prevents the device from high inductor current and drawing excessive current from a battery or input voltage rail. Excessive current might occur with a heavy load or shorted output circuit condition. The TLV62568 adopts the peak current control by sensing the current of the high-side switch. Once the high-side switch current limit is reached, the high-side switch is turned off and low-side switch is turned on to ramp down the inductor current with an adaptive off-time.

8.3.5 Under Voltage Lockout

To avoid mis-operation of the device at low input voltages, under voltage lockout is implemented that shuts down the device at voltages lower than V_{UVLO} with $V_{HYS UVLO}$ hysteresis.

8.3.6 Thermal Shutdown

The device enters thermal shutdown once the junction temperature exceeds the thermal shutdown rising threshold, T_{JSD} . Once the junction temperature falls below the falling threshold, the device returns to normal operation automatically.

8.4 Device Functional Modes

8.4.1 Enabling/Disabling the Device

The device is enabled by setting the EN input to a logic High. Accordingly, a logic Low disables the device. If the device is enabled, the internal power stage starts switching and regulates the output voltage to the set point voltage. The EN input must be terminated and should not be left floating.

8.4.2 Power Good

The TLV62568P has a power good output. The PG pin goes high impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power good output requires a pull-up resistor connecting to any voltage rail less than 5.5 V. The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used.

	DEVICE CONDITIONS	LOGIC STATUS			
	DEVICE CONDITIONS	HIGH Z	LOW		
Enable	$EN = High, V_{FB} \ge V_{PG}$	\checkmark			
Enable	$EN = High, V_{FB} \le V_{PG}$		\checkmark		
Shutdown	EN = Low		\checkmark		
Thermal Shutdown	$T_{J} > T_{JSD}$		\checkmark		
UVLO	$1.4 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{UVLO}}$		\checkmark		
Power Supply Removal	$V_{IN} \le 1.4 V$	\checkmark			

Table	1	PG	Pin	1 0	DUIC
IUNIC				<u> </u>	Y M I V

8



9 Application and Implementation


NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

9.2 Typical Application





9.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE			
Input voltage	2.5 V to 5.5 V			
Output voltage	1.8 V			
Maximum output current	1.0 A			

Table 3 lists the components used for the example.

Table 3. List of Components

REFERENCE	DESCRIPTION	MANUFACTURER ⁽¹⁾
C1	4.7 µF, Ceramic Capacitor, 10 V, X7R, size 0805, GRM21BR71A475KA73L	Murata
C2	10 µF, Ceramic Capacitor, 10 V, X7R, size 0805, GRM21BR71A106KE51L	Murata
L1	2.2 µH, Power Inductor, SDER041H-2R2MS	Cyntec
R1,R2,R3	Chip resistor,1%,size 0603	Std.
C3	Optional, 6.8 pF if it is needed	Std.

(1) See Third-party Products Disclaimer

9.2.2 Detailed Design Procedure

9.2.2.1 Setting the Output Voltage

An external resistor divider is used to set output voltage according to Equation 2.

NSTRUMENTS

www.ti.com

When sizing R2, in order to achieve low current consumption and acceptable noise sensitivity, use a maximum of 200 k Ω for R2. Larger currents through R2 improve noise sensitivity and output voltage accuracy but increase current consumption.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.6V \times \left(1 + \frac{R1}{R2}\right)$$
⁽²⁾

A feed forward capacitor, C3 improves the loop bandwidth to make a fast transient response (shown in Figure 19). 6.8-pF capacitance is recommended for R2 of $100-k\Omega$ resistance. A more detailed discussion on the optimization for stability vs. transient response can be found in SLVA289.

9.2.2.2 Output Filter Design

The inductor and output capacitor together provide a low-pass filter. To simplify this process, Table 4 outlines possible inductor and capacitor value combinations. Checked cells represent combinations that are proven for stability by simulation and lab test. Further combinations should be checked for each individual application.

 Table 4. Matrix of Output Capacitor and Inductor Combinations

V Г V1	L [µH] ⁽¹⁾	C _{OUT} [μF] ⁽²⁾						
V _{OUT} [V]		4.7	10	22	2x 22	100		
0.6 ≤ V _{OUT} < 1.2	1				+			
	2.2				++ ⁽³⁾			
1.2 ≤ V _{OUT} < 1.8	1			+	+			
	2.2			++ ⁽³⁾	+			
1.8 ≤ V _{OUT}	1		+	+	+			
	2.2		++ ⁽³⁾	+	+			

(1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%.

(2) Capacitor tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by +20% and -50%.

(3) This LC combination is the standard value and recommended for most applications.

9.2.2.3 Inductor Selection

The main parameters for inductor selection is inductor value and then saturation current of the inductor. To calculate the maximum inductor current under static load conditions, Equation 3 is given:

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_L}{2}$$

$$\Delta I_L = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}}$$

where:

- I_{OUT,MAX} is the maximum output current
- ΔI_L is the inductor current ripple
- f_{SW} is the switching frequency
- L is the inductor value

(3)

It is recommended to choose a saturation current for the inductor that is approximately 20% to 30% higher than $I_{L,MAX}$. In addition, DC resistance and size should also be taken into account when selecting an appropriate inductor.

9.2.2.4 Input and Output Capacitor Selection

The architecture of the TLV62568 allows use of tiny ceramic-type output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are thus recommended. To keep its resistance up to high frequencies and to achieve narrow capacitance variation with temperature, it is recommended to use X7R or X5R dielectric.




The input capacitor is the low impedance energy source for the converter that helps provide stable operation. A low ESR multilayer ceramic capacitor is recommended for best filtering. For most applications, 4.7-µF input capacitance is sufficient; a larger value reduces input voltage ripple.

The TLV62568 is designed to operate with an output capacitor of 10 µF to 47 µF, as outlined in Table 4.

9.2.3 Application Performance Curves


 V_{IN} = 5 V, V_{OUT} = 1.8 V, L = 2.2 μ H, T_A = 25 °C, unless otherwise noted.




Texas ISTRUMENTS

TLV62568, TLV62568P


SLVSD89-NOVEMBER 2016







SLVSD89-NOVEMBER 2016



10 Power Supply Recommendations

The power supply to the TLV62568 must have a current rating according to the supply voltage, output voltage and output current.

11 Layout

11.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the TLV62568 device.

- The input/output capacitors and the inductor should be placed as close as possible to the IC. This keeps the power traces short. Routing these power traces direct and wide results in low trace resistance and low parasitic inductance.
- The low side of the input and output capacitors must be connected properly to the power GND to avoid a GND potential shift.
- The sense traces connected to FB are signal traces. Special care should be taken to avoid noise being induced. Keep these traces away from SW nodes.
- GND layers might be used for shielding.

TEXAS INSTRUMENTS

www.ti.com

11.2 Layout Example




Figure 20. TLV62568 Layout

11.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics Application Notes SZZA017 and SPRA953.



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Documentation Support

12.2.1 Related Documentation

Semiconductor and IC Package Thermal Metrics Application Report (SPRA953)

Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs Application Report (SZZA017)

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV62568DBVR	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	14VF	
TLV62568DBVT	PREVIEW	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 125	14VF	
TLV62568DRLR	PREVIEW	SOT	DRL	6	3000	TBD	Call TI	Call TI	-40 to 125		
TLV62568DRLT	PREVIEW	SOT	DRL	6	250	TBD	Call TI	Call TI	-40 to 125		
TLV62568PDRLR	PREVIEW	SOT	DRL	6	3000	TBD	Call TI	Call TI	-40 to 125		
TLV62568PDRLT	PREVIEW	SOT	DRL	6	250	TBD	Call TI	Call TI	-40 to 125		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



29-Nov-2016

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice.

🖄 Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.

D. JEDEC package registration is pending.



DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- All linear dimensions are in millimeters. A.
 - This drawing is subject to change without notice. Β.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side. C.
 - D. Falls within JEDEC MO-178 Variation AA.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated