Hot-selling and scarce CDCM7005ZVAR 3.3-V High Performance Clock Synchronizer and Jitter Cleaner BGA spot stock

Product Descriptions

The CDCM7005 is a high-performance,  low phase noise  and  low skew clock  synchronizer   that synchronizes a VCXO (voltage controlled crystal oscillator)  or  VCO (voltage controlled oscillator) frequency to one of the two reference clocks.  The programmable pre-divider  M and the feedbackdividers N and P give a high flexibility to the frequency ratio of the reference clock to VC(X)O

VC(X)O_IN clock operates up to 2.2 GHz. Through the selection of  external   VC(X)O and loop filter components, the PLL loop bandwidth and damping factor  can be adjust   to meet   different   system requirements.

The CDCM7005 can lock to one of two reference clock inputs (PRI_REF and SEC_REF),  supports frequency hold-over mode and fast-frequency-locking for fail-safe and increased system redundancy. The outputs of the CDCM7005 are user definable and can be any combination of up to five LVPECL outputs or up  to  10  LVCMOS outputs.    The  built    in synchronization latches ensure that  all  outputs are synchronized for low output skew.

Product Features

•   High Performance LVPECL and LVCMOS PLL Clock Synchronizer

•   Two Reference Clock Inputs (Primary and Secondary Clock) for Redundancy Support With Manual or Automatic Selection

•   Accepts LVCMOS Input Frequencies up to 200MHz

•   VCXO_IN Clock is Synchronized to One of the Two Reference Clocks

•   VCXO_IN Frequencies Up to 2.2 GHz (LVPECL)

•   Outputs Can Be a Combination of LVPECL and LVCMOS (Up to Five Differential LVPECL Outputs or up to 10 LVCMOS Outputs)

•   Output Frequency is Selectable by × 1, /2, /3, /4,/6, /8, /16 on Each Output Individually

•   Efficient Jitter Cleaning From Low PLL Loop Bandwidth

•   Low Phase Noise PLL Core

•   Programmable Phase Offset (PRI_REF and SEC_REF to Outputs)

•   Wide Charge Pump Current Range From 200 μA to 3 mA

•   Dedicated Charge Pump Supply (VCC_CP) for Wide Tuning Voltage Range VCOs

•   Presets Charge Pump to VCC_CP/2 for Fast Center-Frequency Setting of VC(X)O

•   Analog and Digital PLL Lock Indication

•   Provides VBB Bias Voltage Output for Single Ended Input Signals (VCXO_IN)

•   Frequency Hold-Over Mode Improves Fail-Safe Operation

•   Power-up Control Forces LVPECL Outputs to 3-State at VCC < 1.5 V

•   SPI Controllable Device Setting

•   3. 3-V Power Supply

•   Packaged in 64-Pin BGA (0 .8 mm Pitch – ZVA) or 48-Pin QFN (RGZ)

•   Industrial Temperature Range –40°C to 85°C

Product Applications

•   Wireless Infrastructure

•   SONET

•   Data Communication

•   Test Equipment

Product Specification

Product Photos

For more product information, please download the PDF