Hot-selling and scarce CY7C1021BV33-10ZC 64K x 16 Static RAM TSOP spot stock

Product Descriptions

The CY7C1021BV is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable(CE)and Write Enable (WE) inputs LOW. If Byte Low Enable(BLE) is LOW, then data from I/O pins (I/O₁ through I/O 8), is written into the location specified on the address pins _(A 0 through A 15). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O 9 through I/O 16) is written into the location specified on the address pins (A 0through A 15).

Reading from the device is accomplished by taking Chip Enable (CE)and Output Enable (OE)LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O 1 to _I/O 8 . If Byte High Enable (BHE) is LOW, then data from memory will appear on _I/O 9 to _I/O 16 . See the truth table at the back of this data sheet for a complete description of read and write modes.

The  input/output  pins  (I/O₁ through  I/O 16) are  placed  in a high-impedance   state   when   the   device   is   deselected(CE HIGH),the outputs are disabled (OE HIGH),the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1021BV is available in 400-mil-wide SOJ, standard44-pin TSOP Type II, and 48-ball mini BGA packages.

Product Features

• 3.3V operation (3.0V–3.6V)

•  High speed

—tAA = 10/12/15 ns

• CMOS for optimum speed/power

•  Low Active Power (L version)

—576 mW (max.)

•  Low CMOS Standby Power (L version)

—1.80 mW (max.)

• Automatic power-down when deselected

•  Independent control of upper and lower bits

• Available in 44-pin TSOP II and 400-mil SOJ

• Available in a 48-Ball Mini BGA package

Product Specification

Product Photos

For more product information, please download the PDF